TRI-STATE® is a registered trademark of National Semiconductor Corporation. COPS™ and MICROWIRE™ are trademarks of National Semiconductor Corporation



National Semiconductor

ADC0831/ADC0832/ADC0834/ADC0838 8-Bit Serial I/O A/D Converters with Multiplexer Options

General Description

The ADC0831 series are 8-bit successive approximation A/D converters with a serial I/O and configurable input multiplexers with up to 8 channels. The serial I/O is configured to comply with the NSC MICROWIRE[™] serial data exchange standard for easy interface to the COPS™ family of processors, and can interface with standard shift registers or µPs.

The 2-, 4- or 8-channel multiplexers are software configured for single-ended or differential inputs as well as channel assignment.

The differential analog voltage input allows increasing the common-mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.

Features

- NSC MICROWIRE compatible direct interface to COPS family processors
- Easy interface to all microprocessors, or operates "stand-alone"

Typical Application



- No zero or full-scale adjust required
- 2-, 4- or 8-channel multiplexer options with address logic
- Shunt regulator allows operation with high voltage supplies
- OV to 5V input range with single 5V power supply
- Remote operation with serial digital data link
- TTL/MOS input/output compatible
- 0.3" standard width, 8-, 14- or 20-pin DIP package
- 20 Pin Molded Chip Carrier Package (ADC0838 only)
- Surface-Mount Package

Key Specifications

Resolution

- Total Unadjusted Error
- Single Supply
- Low Power
- **Conversion Time**

15 mW

 $5 V_{DC}$

 $\pm \frac{1}{2}$ LSB and ± 1 LSB

ADC0831/ADC0832/ADC0834/ADC0838 8-Bit Serial I/O A/D Converters with Multiplexer Options





8 Bits

Ordering Inf	Ordering Information											
Part Number	Analog Input	Total	Package	Temperature								
	Channels	Unadjusted Error		Range								
ADC0831CCN	1	±1	Molded (N)	0°C to +70°C								
ADC0831CCWM			SO(M)	0°C to +70°C								
ADC0832CIWM	2	±1	SO(M)	–40°C to +85°C								
ADC0832CCN			Molded (N)	0°C to +70°C								
ADC0832CCWM			SO(M)	0°C to +70°C								
ADC0834BCN	4	±1/2	Molded (N)	0°C to +70°C								
ADC0834CCN		±1	Molded (N)	0°C to +70°C								
ADC0834CCWM			SO(M)	0°C to +70°C								
ADC0838BCV	8	±1/2	PCC (V)	0°C to +70°C								
ADC0838CCV		±1	PCC (V)	0°C to +70°C								
ADC0838CCN			Molded (N)	0°C to +70°C								
ADC0838CIWM			SO(M)	–40°C to +85°C								
ADC0838CCWM			SO(M)	0°C to +70°C								

See NS Package Number M14B, M20B, N08E, N14A, N20A or V20A

Absolute Maximum Ratings (Notes 1,

2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Current into V ⁺ (Note 3)	15 mA
Supply Voltage, V _{CC} (Note 3)	6.5V
Voltage	
Logic Inputs	–0.3V to V _{CC} + 0.3V
Analog Inputs	–0.3V to V _{CC} + 0.3V
Input Current per Pin (Note 4)	±5 mA
Package	±20 mA
Storage Temperature	–65°C to +150°C
Package Dissipation	
at T _A =25°C (Board Mount)	0.8W
Lead Temperature (Soldering 10	
sec.)	

Dual-In-Line Package (Plastic)260°CMolded Chip Carrier Package215°CVapor Phase (60 sec.)215°CInfrared (15 sec.)220°CESD Susceptibility (Note 5)2000V

Operating Ratings (Notes 1, 2)

Supply Voltage, V _{CC}	4.5 V_{DC} to 6.3 V_{DC}
Temperature Range	T _{MIN} ≤T _A ≤T _{MAX}
ADC0832/8CIWM	−40°C to +85°C
ADC0834BCN,	
ADC0838BCV,	
ADC0831/2/4/8CCN,	
ADC0838CCV,	
ADC0831/2/4/8CCWM	0°C to +70°C

Converter and Multiplexer Electrical Characteristics The following specifications apply for $V_{CC} = V_{+} = V_{REF} = 5V$, $V_{REF} \le V_{CC} + 0.1V$, $T_A = T_j = 25^{\circ}C$, and $f_{CLK} = 250$ kHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} .

		Conditions	C	IWM Device	es	BCV,			
						an	d CCN Dev	ices	
Parameter			Тур	Tested	Design	Тур	Tested	Design	Units
			(Note 12)	Limit	Limit	(Note 12)	Limit	Limit	
				(Note 13)	(Note 14)		(Note 13)	(Note 14)	
CONVERTER AND MULTIP	LEXE	R CHARACTERI	STICS						
Total Unadjusted Error		V _{REF} =5.00 V							
ADC0838BCV		(Note 6)					±1/2	±1⁄2	
ADC0834BCN							±1/2	±1⁄2	LSB
ADC0838CCV							±1	±1	(Max)
ADC0831/2/4/8CCN							±1	±1	
ADC0831/2/4/8CCWM							±1	±1	
ADC0832/8CIWM				±1					
Minimum Reference			3.5	1.3		3.5	1.3	1.3	kΩ
Input Resistance (Note 7)									
Maximum Reference			3.5	5.9		3.5	5.4	5.9	kΩ
Input Resistance (Note 7)									
Maximum Common-Mode				V _{cc} +0.05			V _{CC} +0.05	V _{cc} +0.05	V
Input Range (Note 8)									
Minimum Common-Mode				GND -0.05			GND -0.05	GND-0.05	V
Input Range (Note 8)									
DC Common-Mode Error			±1/16	±1⁄4		±1/16	±1⁄4	±1⁄4	LSB
Change in zero		15 mA into V+							
error from $V_{CC}=5V$		V _{CC} =N.C.							
to internal zener		V _{REF} =5V							
operation (Note 3)				1			1	1	LSB
V _z , internal	MIN	15 mA into V+		6.3			6.3	6.3	
diode breakdown	MAX			8.5			8.5	8.5	V
(at V ₊) (Note 3)									

Converter and Multiplexer Electrical Characteristics The following specifications apply for $V_{CC} = V_{+} = V_{REF} = 5V$, $V_{REF} \le V_{CC} + 0.1V$, $T_A = T_j = 25^{\circ}C$, and $f_{CLK} = 250$ kHz unless otherwise specified. Boldface limits apply from T_{MIN} to T_{MAX} . (Continued)

	Conditions	CIWM Devices			BCV,			
					an			
Parameter		Тур	Tested	Design	Тур	Tested	Design	Units
		(Note 12)	Limit	Limit	(Note 12)	Limit	Limit	
			(Note 13)	(Note 14)		(Note 13)	(Note 14)	
CONVERTER AND MULTIPLEXE	ER CHARACTERI	STICS						
Power Supply Sensitivity	$V_{CC}=5V\pm5\%$	±1/16	±1⁄4	±1⁄4	±1/16	±1⁄4	±1⁄4	LSB
I _{OFF} , Off Channel Leakage	On		-0.2			-0.2	-1	μA
	Channel=5V,							
Current (Note 9)	Off		-1					
	Channel=0V							
	On		+0.2			+0.2	+1	μA
	Channel=0V,							
	Off		+1					
	Channel=5V							
I _{ON} , On Channel Leakage	On		-0.2			-0.2	-1	μA
	Channel=0V,							
Current (Note 9)	Off		1					
	Channel=5V							
	On Observation 51/		+0.2			+0.2	+1	μA
	Channel=5V,							
	Off Channel OV		+1					
			2.0			2.0	2.0	V
Voltage (Min)	V _{CC} =5.25V		2.0			2.0	2.0	v
	V _4 75V		0.0			0.0	0.0	V
V _{IN(0)} , Logical O Input	V _{CC} =4.75V		0.0			0.0	0.0	v
		0.005	1		0.005	- 1	- 1	
I _{IN(1)} , Logical T input	V _{IN} =5.0V	0.005	1		0.005	I	1	μΑ
		0.005			0.005	1		
$\Gamma_{\rm IN(0)}$, Edgical O Input	V _{IN} =0V	-0.005	-1		-0.005	-1	-1	μΑ
V _{OUT(1)} , Logical T Output	V _{CC} =4.75V		24			0.4	2.4	V
	I _{OUT} =-360 μA		2.4			2.4	2.4	V
	$I_{OUT} = -10 \mu A$		4.5			4.5	4.5	V
V _{OUT(0)} , Logical O Output	V _{CC} =4.75V		0.4			0.4	0.4	v
	$I_{OUT} = 1.0 \text{ IIIA}$	0.1	2		0.1	2	2	
		-0.1	-3		-0.1	-3	-3	μΑ
	V _{OUT} =5V	0.1	3		0.1	+3	+3	μΑ
I _{SOURCE} , Output Source	V _{OUT} =UV	-14	-0.5		-14	-7.5	-0.5	mA
Current (Min)		10			10	0.0		
ISINK, OULPUT SINK Current (MIN)	V _{OUT} =V _{CC}	16	8.0		10	9.0	0.8	mA
			0.5			0.5	0.5	100 Å
ADC0831, ADC0834,		0.9	2.5		0.9	2.5	2.5	mΑ
	la alta l					0.5		
ADC0832	Includes	2.3	6.5		2.3	6.5	6.5	mA
	Lauder							
	Current							

AC Characteristics

The following specifications apply for V_{CC} = 5V, t_r = t_f = 20 ns and 25°C unless otherwise specified

	,		Тур	Tested	Design	Limit
Parameter		Conditions	(Note 12)	Limit	Limit	Unite
ratameter		Conditions				Units
				(Note 13)	(Note 14)	
f _{CLK} , Clock Frequency	Min			10		kHz
	Max				400	kHz
$t_{\rm C}$, Conversion Time		Not including MUX Addressing Time		8		1/f _{CLK}
Clock Duty Cycle	Min				40	%
(Note 10)	Max				60	%
$t_{SET-UP}, \overline{CS}$ Falling Edge or					250	ns
Data Input Valid to CLK						
Rising Edge						
t _{HOLD} , Data Input Valid					90	ns
after CLK Rising Edge						
t _{pd1} , t _{pd0} —CLK Falling		C _L =100 pF				
Edge to Output Data Valid		Data MSB First	650		1500	ns
(Note 11)		Data LSB First	250		600	ns
t _{1H} , t _{0H} ,—Rising Edge of		$C_L=10 \text{ pF}, R_L=10 \text{ k}$	125		250	ns
CS to Data Output and		(see TRI-STATE® Test Circuits)				
SARS Hi–Z		C _L =100 pf, R _L =2k		500		ns
C _{IN} , Capacitance of Logic			5			pF
Input						
C _{OUT} , Capacitance of Logic			5			pF
Outputs						

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to the ground plugs.

Note 3: Internal zener diodes (6.3 to 8.5V) are connected from V+ to GND and V_{CC} to GND. The zener at V+ can operate as a shunt regulator and is connected to V_{CC} via a conventional diode. Since the zener voltage equals the A/D's breakdown voltage, the diode insures that V_{CC} will be below breakdown when the device is powered from V+. Functionality is therefore guaranteed for V+ operation even though the resultant voltage at V_{CC} may exceed the specified Absolute Max of 6.5V. It is recommended that a resistor be used to limit the max current into V+. (See *Figure 3* in Functional Description Section 6.0)

Note 4: When the input voltage (V_{IN}) at any pin exceeds the power supply rails $(V_{IN} < V^- \text{ or } V_{IN} > V^+)$ the absolute value of current at that pin should be limited to 5 mA or less. The 20 mA package input current limits the number of pins that can exceed the power supply boundaries with a 5 mA current limit to four.

Note 5: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 6: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.

Note 7: Cannot be tested for ADC0832.

Note 8: For $V_{IN}(-) \ge V_{IN}(+)$ the digital output code will be 0000 0000. Two on-chip diodes are tied to each analog input (see Block Diagram) which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. Be careful, during testing at low V_{CC} levels (4.5V), as high level analog inputs (5V) can cause this input diode to conduct — especially at elevated temperatures, and cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode. This means that as long as the analog V_{IN} or V_{REF} does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V_{DC} to 5 V_{DC} input voltage range will therefore require a minimum supply voltage of 4.950 V_{DC} over temperature variations, initial tolerance and loading.

Note 9: Leakage current is measured with the clock not switching.

Note 10: A 40% to 60% clock duty cycle range insures proper operation at all clock frequencies. In the case that an available clock has a duty cycle outside of these limits, the minimum, time the clock is high or the minimum time the clock is low must be at least 1 µs. The maximum time the clock can be high is 60 µs. The clock can be stopped when low so long as the analog input voltage remains stable.

Note 11: Since data, MSB first, is the output of the comparator used in the successive approximation loop, an additional delay is built in (see Block Diagram) to allow for comparator response time.

Note 12: Typicals are at 25°C and represent most likely parametric norm.

Note 13: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 14: Guaranteed but not 100% production tested. These limits are not used to calculate outgoing quality levels.

Functional Description

1.0 multiplexer Addressing

The design of these converters utilizes a sample-data comparator structure which provides for a differential analog input to be converted by a successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal of the pair being converted indicates which line the converter expects to be the most positive. If the assigned "+" input is less than the "-" input the converter responds with an all zeros output code.

A unique input multiplexing scheme has been utilized to provide multiple analog channels with software-configurable single-ended, differential, or a new pseudo-differential option which will convert the difference between the voltage at any analog input and a common terminal. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground referenced inputs and true differential inputs as well as signals with some arbitrary reference voltage.

A particular input configuration is assigned during the MUX addressing sequence, prior to the start of a conversion. The MUX address selects which of the analog inputs are to be

enabled and whether this input is single-ended or differential. In the differential case, it also assigns the polarity of the channels. Differential inputs are restricted to adjacent channel pairs. For example channel 0 and channel 1 may be selected as a different pair but channel 0 or 1 cannot act differentially with any other channel. In addition to selecting differential mode the sign may also be selected. Channel 0 may be selected as the positive input and channel 1 as the negative input or vice versa. This programmability is best illustrated by the MUX addressing codes shown in the following tables for the various product options.

The MUX address is shifted into the converter via the DI line. Because the ADC0831 contains only one differential input channel with a fixed polarity assignment, it does not require addressing.

The common input line on the ADC0838 can be used as a pseudo-differential input. In this mode, the voltage on this pin is treated as the "–" input for any of the other input channels. This voltage does not have to be analog ground; it can be any reference potential which is common to all of the inputs. This feature is most useful in single-supply application where the analog circuitry may be biased up to a potential other than ground and the output signals are all referred to this potential.

TABLE 1.	Multiplexer/Package Options	
	1	

Part	Number of An	Number of				
Number	Single-Ended	Single-Ended Differential				
ADC0831	1	1	8			
ADC0832	2	1	8			
ADC0834	4	2	14			
ADC0838	8	4	20			

Functional Description (Continued)

TABLE 2. MUX	Addressing:	ADC0838
--------------	-------------	---------

Single-Ended MUX Mode

MUX Address						Analo	g Sing	le-End	ded Cl	nannel	#	
SGL/	ODD/	SEL	ECT	0	1	2	3	4	5	6	7	СОМ
DIF	SIGN	1	0									
1	0	0	0	+								-
1	0	0	1			+						-
1	0	1	0					+				-
1	0	1	1							+		-
1	1	0	0		+							-
1	1	0	1				+					-
1	1	1	0						+			-
1	1	1	1								+	-

TABLE 3. MUX Addressing: ADC0838

Differential MUX Mode

	MUX Address					Analog Differential Channel-Pair #						
SGL/	ODD/	SEL	ECT	(0		1	:	2	:	3	
DIF	SIGN	1	0	0	1	2	3	4	5	6	7	
0	0	0	0	+	-							
0	0	0	1			+	-					
0	0	1	0					+	_			
0	0	1	1							+	_	
0	1	0	0	-	+							
0	1	0	1			-	+					
0	1	1	0					-	+			
0	1	1	1							-	+	

TABLE 4. MUX Addressing: ADC0834

Single-Ended MUX Mode

	MUX Addres	SS	Channel #				
SGL/	ODD/	SELECT					
DIF	SIGN	1	0	1	2	3	
1	0	0	+				
1	0	1			+		
1	1	0		+			
1	1	1				+	

COM is internally tied to A GND

TABLE 5. MUX Addressing: ADC0834

Differential MUX Mode

MUX Address			Channel #			
SGL/	ODD/	SELECT				
DIF	SIGN	1	0	1	2	3
0	0	0	+	-		
0	0	1			+	-
0	1	0	-	+		
0	1	1			-	+

Functional Description (Continued)

TABLE 6. MUX Addressing: ADC0832 Single-Ended MUX Mode

MUX A	ddress	Channel #		
SGL/	ODD/	0	1	
DIF	SIGN			
1	0	+		
1	1		+	

COM is internally tied to A GND

TABLE 7. MUX Addressing: ADC0832 Differential MUX Mode

MUX A	ddress	Channel #	
SGL/ ODD/		0	1
DIF	SIGN		
0	0	+	-
0	1	-	+

Since the input configuration is under software control, it can be modified, as required, at each conversion. A channel can be treated as a single-ended, ground referenced input for one conversion; then it can be reconfigured as part of a differential channel for another conversion. *Figure 1* illustrates the input flexibility which can be achieved.

The analog input voltages for each channel can range from 50 mV below ground to 50 mV above $\rm V_{CC}$ (typically 5V) without degrading conversion accuracy.

2.0 THE DIGITAL INTERFACE

A most important characteristic of these converters is their serial data link with the controlling processor. Using a serial communication format offers two very significant system improvements; it allows more function to be included in the converter package with no increase in package size and it can eliminate the transmission of low level analog signals by locating the converter right at the analog sensor; transmitting highly noise immune digital data back to the host processor.

To understand the operation of these converters it is best to refer to the Timing Diagrams and Functional Block Diagram and to follow a complete conversion sequence. For clarity a separate diagram is shown of each device.

1. A conversion is initiated by first pulling the \overline{CS} (chip select) line low. This line must be held low for the entire conversion. The converter is now waiting for a start bit and its MUX assignment word.

2. A clock is then generated by the processor (if not provided continuously) and output to the A/D clock input.